Presented in this paper is a realization of Multi-Layer Substrate with 30/m signal pattern width and 100/m square via holes on a 100 mm square ceramic substrate. To obtain this fine signal pattern width, a thin film technique, "GSP" process, has been applied on a thick film dielectric layer. For the 100/m square via holes through the thick film dielectric, a new thick film technique, "DD" process, has been developed utilizing a photolithographic technique. This paper describes the processes and the results obtained by the method.
INTRODUCTION
Large-scale Multi-Chip Packaging Technology is vital for logic modules for high speed large computers. To realize higher system performance based on high speed semiconductor LSI chips, reduction in propagation delay time between chips should be carefully designed on a multi-layer ceramic substrate interconnection with high impedance and low resistance. For these requirements, high density and fine pattern are necessary on signal lines of ceramic substrates. The printing process is generally used for pattern formation of thick-film multi-layer substrate. It is, however, difficult to get a pattern width less thaa 100/m or via holes less than 200/m square. The thin film process has an advantage of fine pattern generation. On the other hand, the thick film process has an advantage that it is easy to make multi-layer structures. To obtain a finer multi-layer substrate, combination of some features from these process, a thin film for signal and a thick film for dielectric layer has been developed using a photolithographic techniques.
PROCESS AND MATERIALS DESCRIPTION
The method, which is used for 30/m signal pattern width is the thin film technique and is called "GSP" (Gold Selective Plating) process. The substrate is Authors' present address: Nippon Electric Co., Ltd., 10, 1-Chome Nisshin-cho, Fuchu City, Tokyo; 183, Japan. 235 sputtered with base metals, laminated with a thin layer of an organic photo-sensitive film, and then exposed to UV light through a photo-mask. After the substrate is developed, it is gold plated selectively on 30/m patterns, and then photo-resist is removed and excessive base metals is etched off the substrate surface. The method, used for 100/m square via holes through the thick film dielectric is essentially a photolithographic process and is called "DD" (Direct Development) process. The substrate is covered with a thick film of dielectric paste or the entire surface by using a screen printing technique. After this thick film. of dielectric paste is dried, the substrate is laminated with a thin layer of an organic photo-sensitive film, and then exposed to UV light through a photo-mask. The film is exposed and developed selectively for the via holes and an organic developer etches off the materials Chip all the way to the dried dielectric film, creating the desired via holes. Next, a thick film conductor paste is squeegeed into the via holes, dried and then fired. The sectional view of a realized mutli-layer substrate is shown in Figure 1 . The process sequence is shown in Figure 2 and Figure 3 . Photos On the average resistance per unit length of the signal line with 32/m pattern width and 10.5/m pattern thickness was 0.87 ohm/cm.
Line Capacitance of Signal Pattern to the Ground and the Power Layer
The average line capacitance per unit length of signal pattern with 60/m thickness for 1st and 2nd dielectric layers respectively is 1.5 PF/cm.
Reliability of the Via Contacts
An evaluation of reliability of the via contact was performed by using a particularly designed test pattern which has series connected 11,000 via contacts between the 1st signal layer and the 2nd signal layer. 4) The reliability of the via contacts is fair.
The process for a fine pattern formation we developed can achieve the following results and characteristics.
1) To obtain a large size and higher integrated multi-layer substrate which has 30 pm width signal lines with 127 pm pitch and 100 pm square via holes, a feasible combination of DD process for a thick film dielectric and the GSP process for a thin film conductor is achieved.
2) Electrical resistance per unit length of the signal line which has 30 pm width and 10 pm thickness is 0.87 ohm/cm. 3) Electrical capacitance per unit length of the signal line to the ground and power layer is 1.5 PF/cm with 60 pm thickness for the 1st and the 2nd dielectric layers respectively.
